FPGA implementation used of Rotating phase shift (RPS) for peak-to-average power ratio (PAPR) reduction in Multi Carrier Code Division Multiple Access (MC-CDMA) signals. Because, MC-CDMA is still suffering from PAPR which is a major drawback in most of the multi carrier communication systems. In addition, the implementation of the system in an FPGA becomes more flexible and scalable. It eliminates the search for optimum phase factors from a given set, which manifests improved PAPR at reduced computational complexity as compared to conventional PTS and SLM. The amplitude of the signal is reduced by rotating each of the partially transmitted sequence anticlockwise by a π/2 degree and the peak power is reduced by circularly shifting the quadrature component of the partially transmitted sequence after phase rotation. A brief description of PTS, SLM is compared with the RPS, which best reduces PAPR from PTS and SLM. It is also presented that VHDL code of the RPS is designed by Xilinx ISE 14.1 implements of FPGA. The peak-to-average power ratio performance of the proposed method has been investigated.
Introduction
The 4G wireless technology has approved MC-CDMA transmission supporting high data rate communications [1] . In the MC-CDMA, orthogonal codes are used to spread symbols of users and combine them in the frequency domain; this results in a comparatively low symbol rate and non-selective fading in each subcarrier [2] . But, the MC-CDMA systems are facing problems cast by PAPR due to the nature of the multicarrier OFDM and CDMA [3] . The high PAPR drives the power amplifier to operate in the nonlinear area that causes distortions between inter-modulation and out-of-range radiation. Therefore, it is highly essential to reduce PAPR. In addition, several techniques have been proposed like clipping and filtering, coding, active constellation extension, Tone Injection (TI), Tone Reservation (TR), partial transmit sequence (PTS), and selected mapping (SLM) [4] . Among all these approaches, SLM is considered to be appropriate to reduce the PAPR, whereas its computational complexity is very high [5] [6] .
In [7] , the authors have proposed a lower complexity PAPR reduction scheme, which at the transmitter side a single IFFT block is used without any sub-block partitioning or phase factors. FPGA implementation of DS-CDMA transmitter has been proposed in [8] , which research complicated two phases-simulation and synthesis of the Verilog codes. The Xilinx Synthesis Technology (XST) of Xilinx ISE 12.3 tool was used for synthesis of the transmitter and simulates a design's reaction to different stimuli. In [9] , the authors suggested a low complexity PTS, which includes cyclic shifting of time domain sequences and combining them which leads to reduced computational complexity. In addition, Low Complexity VLSI Architecture for DS-CDMA Communication System uses FPGA [10] . In [11] , the error control code makes each sequence more random and reduces the probability of in phase addition of sub-carriers by interleaved. Thus, it is an improved SLM method with n-tuple PAPR control bits followed by an interleaved and an error control code. The PAPR reduction in the MC-CDMA system increases the probability of PAPR reduction.
In this present paper, the use of phase factors is eliminated, which is originally employed in SLM and PTS, by introducing the method of rotating each time domain sub-block symbol by a predetermined degree and circular shifting of partially transmitted quadrature phase components. Moreover, the Very High Speed Integrated Circuits Hardware Description Language (VHDL) implementation of Rotating Phase shifted technique is achieved where parallel processing of symbols is carried out instead of serial processing. Furthermore, the multiplicative complexity is reduced by shift-and-add algorithm. VHDL implementation of PAPR calculation is also performed which provides the PAPR of the respective symbol transmitted. This paper is organized as: Section 2 discussed a brief review of PAPR in MC-CDMA system. It proposed method Rotating Phase Shift display in Section 3. In Section 4, RPS-PAPR is implemented in Xilinx ISE 14.1 using VHDL. Finally, results of simulation performed are provided in Section 5. Section 6 presents the concluding remarks.
The PAPR of an MC-CDMA Signal
The MC-CDMA is a multi-carrier transmission, which has a high data rate and greater flexibility for voice, data, and video and internet services for future wireless systems. This is multiplied by the first of the original data load, with the spreading code and then the chips of spread data are modulated onto orthogonal subcarriers [12] . Figure 1 shows the MC-CDMA signal generation in transmitting side of a complex data symbol an assigned to user h. In the transmitter of data symbol a h is first multiplied with the user specific spread code by = , , ,
The spread code c h obtained after spreading can be given in vector scheme as:
, , ,
The c h is converted to parallel ( ) ( )
where s T is the MC-CDMA symbol period and H the total number of users.
Formerly, the PAPR [13] of MC-CDMA signals ( ) x t is defined as the ratio between the maximum instantaneous power and average output power 
where N is the number of sub-carriers and {} .
E
denotes expectation. Also, PAPR in the discrete time domain can be expressed as:
As one of the characteristics of the PAPR, which bears stochastic characteristics in MC-CDMA systems, often can be expressed in terms of Complementary Cumulative Distribution Function (CCDF). Which is described as the probability of the PAPR exceeding a certain level w [14] [15] , that can calculate as:
where, N total number of sub-carrier and w is the level of exceed.
Proposed Method
RPS takes away the use of phase factors and reduces PAPR. After multiple data by spreading code, then modulation, the data symbols are partitioned into sub-blocks which generate the frequency domain symbols [16] . These frequency domain symbols are converted to time domain symbols by N-point IFFT operation on each sub-block. Figure 2 shows the block diagram of the transmitter system of proposed RPS-PAPR. Now, instead of combining phase factor and the rotation phase of the work in phase and beating by rotating phase is employed, to suppress the amplitude of a signal. Phase rotation adjusts the amplitude of the samples, but the power of the samples has not changed. Moreover, the quadrature components of the output samples of symbols after rotation 
The receiver must know the index information to recover the original input vector. The PAPR reduction performance and the computational complexity of the RPS structure depend on the method of sub-block separating. Furthermore, a search is a strategy that works well on optimization problems with the minimize PAPR show in Algorithm. 1 the search algorithm For algorithm, let X be the MC-CDMA signal and θ be a set of valid phase shifts [17] .
Algorithm 1: GVS Search
, , , P θ θ θ θ =  be phase at partition limit. . As a zero phase shift is always one of the valid phase shifts, the relationship of these factors can be defined as: Table 1 . Besides, Table 2 turns of the other cases with phase shift e.g. π 4
− .
VHDL Implement Based on the RPS-PAPR Reduction
Implement the RPS-MC transmitter system and its peak to average power ratio calculation in VHDL. The archi- tecture proposed in this paper was coded in VHDL and then simulated and synthesized in Xilinx ISE 14.1. The computational complexity which arises due to IFFT operation is reduced by its VHDL implementation [18] . Where, the MC-CDMA signal partition according rotation factor R ps the rotate a range of possible phase shifts shown in Table 3 , for parallel processing of the time domain symbols, a multiplexer is incorporated where the select inputs are selected by a select maximum value. In addition, the PAPR calculation of this MC-CDMA symbol is calculated and the symbol with minimum peak-to average power ratio is transmitted. The same can be evaluated in VHDL as per the block diagram shown in Figure 4 . At this point, the operations are performed individually on Rotating Phases Shift components. The inputs are taken in integer representation upon which squaring, adding and division operations are performed. Figure 5 shows the overall for RPS-PAPR calculation of an MC symbol after implementing in FPGA that shows the input IFFT for 64-bits, real and imaginary, then the output after PAPR reduction with enable control in order to build RTL circuits. Moreover, Figure 5 shows the PAPR architecture in the ISE 14.1 RTL circuit for more details.
Simulation Results
Simulations were performed to compare the performance of PAPR reduction in MC-CDMA system SLM, PTS and RPS at phases 3π/2 and 3π/8, with N = 64 subcarriers. The CCDF plots of the PAPR of the MC-CDMA signals in Figure 6 are shown for four users. Number of partitions for proposed technique RPS and classic PTS is four while predetermined codes for SLM method take 32 and 64. The performances for proposed at both shift registers is best an author's technique as shown in Figure 7 . The PAPR reduction performance is measured using simulation parameters for MC-CDMA as in Table 4 RPS-PAPR calculation of the MC-CDMA system is calculated and the symbol with minimum peak-to average power ratio is transmitted. Table 5 represents the resources utilization summary of the RPS. In addition, Figure 8 shows the test-bench waveform for PAPR calculation of an MC-CDMA symbol. It can be observed that for each transmitted symbol a PAPR is calculated. Moreover, the test-bench waveform of the transmit side as shown in Figure 9 .
Conclusion
RPS technique is achieved, which verifies the best PAPR reduction as compared to traditional SLM and PTS techniques. Additionally, the application is parallel processing and pipeline of symbols by implementation in VHDL, which reduces the complexity by eliminating the difficult multiplication. Matlab simulations are done for 1000 samples of the MC-CDMA system with N = 64 subcarriers to plot the CCDF, which shows that RPS is the best method compared with the ways in various cases. The same idea is implemented in VHDL to calculate PAPR, and it can also be a simulation of subcarriers equal to 16 and 32 using the same process. This system eliminates the phase combined factor with lower PAPR better.
